FPGA IO

u88u88 Posts: 6New Member

One of the reasons that I bought the UP^2 board was to use the FPGA. As access to this component is not yet available can you at least provide information as to what IO standard the default design is set to for user accessible pins? LVTTL3.3? LVCMOS3.3? Am I close?

Sign In or Register to comment.