FPGA IO
Options
u88
New Member Posts: 6 ✭
One of the reasons that I bought the UP^2 board was to use the FPGA. As access to this component is not yet available can you at least provide information as to what IO standard the default design is set to for user accessible pins? LVTTL3.3? LVCMOS3.3? Am I close?
Categories
- All Categories
- 63 Announcements & News
- 139 Product News - New Product/Product Change Notice/ End-of-life
- 112 Welcome Developers!
- 60 Unboxing & Project Sharing
- 114 Tech Updates
- 3.6K UP Products
- 119 UP 7000
- 25 UP Squared i12
- 24 UP Xtreme i12
- 14 UP Squared Pro 7000
- 1 UP Element i12 Edge
- 24 UP Squared V2
- 65 UP 4000
- 23 UP Xtreme i11
- 34 UP Squared 6000
- 59 UP Squared Pro
- 135 UP Xtreme
- 820 UP Squared
- 1.4K UP Board
- 74 UP Core Plus
- 217 UP Core
- 3 UP Xtreme Lite
- 40 UP AI Edge
- 265 Starter Kits & Peripheral